XScale - Read more about Hitex | ||||||||||||||||||||||||||||||||||||||||||||||
test
| ||||||||||||||||||||||||||||||||||||||||||||||
| Features | Benefits |
Intel® Superpipelined RISC Technology |
7-stage integer/8-stage memory superpipelined core achieves high speed and ultra-low power |
| Intel® Dynamic Voltage Management | Dynamic voltage and frequency scaling on-the-fly allows applications to utilize the right blend of performance and power |
| Intel® Media Processing Technology | Multiply-Accumulate Coprocessor performs two simultaneous 16-bit SIMD multiplies with 40-bit accumulation for efficient media processing |
| Power Management Unit | gives power savings via idle, sleep, and quick wake-up modes |
| 128-entry Branch Target Buffer | keeps pipeline filled with statistically correct branch choices |
| 32 KB Instruction Cache | keeps local copy of important instructions to enable high performance and low power |
| 32 KB Data Cache | keeps local copy of important data to enable high performance and low power |
| 2 KB Mini-Data Cache | avoids “thrashing” of the D-Cache for frequently changing data streams |
| 32-entry Instruction Memory Management Unit | enables logical-to-physical address translation, access permissions, I-Cache attributes |
| 32-entry Data Memory Management Unit | enables logical-to-physical address translation, access permissions, D-Cache attributes |
| 4-entry Fill and Pend Buffers | promotes Core efficiency by allowing non-blocking and “hit-under-miss” operation with Data Caches |
| Performance Monitoring Unit | furnishes two 32-bit event counters and one 32-bit cycle counter for analysis of hit rates, etc. |
| Debug Unit | uses Hardware Breakpoints and 256-entry Trace History Buffer (for flow change messages) to debug programs |
| 32-bit Coprocessor Interface | provides high performance interface between core and coprocessors |
| 64-bit Core Memory Bus with simultaneous 32-bit input path and 32-bit output path | gives up to 4.8 GBytes/sec. @ 600 MHz bandwidth for internal accesses |
| 8-entry Write Buffer | allows the Core to continue execution while data is written to memory |
For more information, visit our website at: http://developer.intel.com/design/xscale/index.htm
Please use the following links to visit our website:
XScale, emulators, debuggers, 8051, debugging, development, embedded, tool, microcontroller, microprocessor, usb, IEEE1394, Firewire, analyzer, compiler, analysis, quality, test, adapter, 166, 167, TriCore, HC12, HC08, MPC.
