



Model-Based Design and Virtual ECUs targeting the PPU

Verification of Heterogenous Multicore Code Generation for Infineon AURIX TC4x Architecture

Stefan Thiel, Synopsys
Sept-24, 2025



Agenda


- Case Study
- Model Based Design Flows
- Virtual Hardware Models in the Loop
- Demonstration
- Summary

Case Study

Electric Vehicle Control Application

Target Hardware – AURIX™ TC4x



Virtual Prototype



Case Study: Electric Vehicle Control Application

What will be covered?

- Modeling and Simulation of FOC-based Motor control
 - Advanced sensor-less algorithms
- Code generation and deployment to AURIX™ TC4x
 - multiple TriCores
 - Optimized code generation and deployment to PPU
- Testing on Virtual-HW-in-the-Loop setup




```
PositionEstimator_atomic.c
43 /* Output and update for atomic system: 'CS2>RELU_Layer' */
44 static void RELU_Layer(const real32_T rtu_Bias[36], const real32_T rtu_Weight
45 [1296], const real32_T rtu_Input[36], real32_T rty_Out[36])
46 {
47     __vccm real32_T* tmp = (__vccm real32_T*) __vccm_alloca(36 * sizeof(real32_T));
48     int32_T i;
49
50     /* Product: 'CS3>MatrixMultiply' */
51     MM_VEC_BIAS_SGEMM(102, 111, 111, 36, 1, 36, 1.0F, &rtu_Weight[0], 36,
52 &rtu_Input[0], 36, 0.0F, &rty_Out[0], 36);
53
54     /* Sum: 'CS3>Add' */
55     vdsp_add_f32(&rtu_Bias[0], &rty_Out[0], &tmp[0], 36u);
56     for (i = 0; i <= 16; i += 16) {
57         vnfloating_t tmp_0;
58     }
```




Case Study: Motor Control Embedded Software Solutions

Deploying AI Techniques to reduce cost (Sensor-less Field Oriented Control)



Control Algorithm (FOC)



- Use of sensor-less algorithms eliminates the need for speed or position sensor. (cost saving)
- AI techniques such as Multi Layer Perceptron (MLP) can be used to predict speed and position.
- Software can be partitioned into heterogenous hardware according to the processing function required.

Case Study: Target Hardware

AURIX™ TC4x

Performance ASIL-D
Enhanced TriCore™
With up to 6 CPUs @
500MHz


**Bigger Tightly Coupled
SRAM** for increased
performance

Full AB-Swap Support

Debug and Trace
Safe and the secure in field

xSPI
External Memory Interface

ADC
Dedicated DSPs
Enhanced ADCs



Radar Cluster

- 4x Performance
- 800MSamples/s
- Radar DMA
- CSI-2 Interface

CSR

New high performance Security Modules with QM support

CSS

Dedicated communication security satellites

New Programmable HW Accelerator - PPU

SIMD Vector DSP + Scalar Core for Modelling and Precise Control – ASIL D

New high-speed comm Interfaces:

- PCIe 3.0
- 100Mb- 5 Gbps Ethernet

New 10 Mbit Ethernet and CAN-XL

New communication routing accelerator:

- DRE- Data Routing Engine

New eGTM timers and High Resolution PWM with low latency interconnect (LLI)

Collaboration to develop the AURIX TC4xx VDK


Comprehensive core and model coverage for software use cases



SYNOPSIS

Virtual Prototype High Level Content

- System: TriCore™ CPU subsystem and PPU
- Memories
- Communication: including SENT, CAN, Ethernet, FlexRay, LIN, ...
- Analog-to-digital converters
- Timers including GTM
- Security and Safety
- APIs to external connection for Memory R/W, PWM, LIN, ADC, CAN, SPI, Error Injection, Ethernet, ...



RISCV Prototype

TRAVEO

AURIX TC4x

AURIX TC3x

AURIX TC2x

2010


2015

2020


2025

Model Based Design flows.


Systematic use of models throughout the development process



The MathWorks TC4x Hardware Support Packages and Heterogenous Flows





Embedded software development using code generation



Control Design &
Desktop Simulation

```
int32_T idx;  
_m128 tmp;  
_m128 tmp_0;  
for (idx = 0; idx <= 136; idx += 4) {  
    tmp = _mm_load_ps(&simd_model_U.In1[idx]);  
    tmp_0 = _mm_load_ps(&simd_model_U.In2[idx]);  
    tmp = _mm_add_ps(tmp, tmp_0);  
    tmp_0 = _mm_load_ps(&simd_model_U.In3[idx]);  
    tmp = _mm_add_ps(tmp, tmp_0);  
    tmp_0 = _mm_load_ps(&simd_model_U.In4[idx]);  
    tmp = _mm_add_ps(tmp, tmp_0);  
    _mm_store_ps(&simd_model_V.Out1[idx], tmp);  
}
```

Code Generation




Physical System

Emulation
Hardware

Real-Time HIL Testing



Virtual Prototype - Removing Hardware Dependencies



Control Design & Desktop Simulation

```
int32_T idx;  
_m128 tmp;  
_m128 tmp_0;  
for (idx = 0; idx <= 136; idx += 4) {  
    tmp = _mm_load_ps(&simd_model_U.In1[idx]);  
    tmp_0 = _mm_load_ps(&simd_model_U.In2[idx]);  
    tmp = _mm_add_ps(tmp, tmp_0);  
    tmp_0 = _mm_load_ps(&simd_model_U.In3[idx]);  
    tmp = _mm_add_ps(tmp, tmp_0);  
    tmp_0 = _mm_load_ps(&simd_model_U.In4[idx]);  
    tmp = _mm_add_ps(tmp, tmp_0);  
    _mm_store_ps(&simd_model_V.Out1[idx], tmp);  
}
```

Code Generation




Physical System


~~Emulation
Hardware~~

~~Real-Time VIL Testing~~

Model-Based-Design Flow with real Hardware




Model-Based-Design Flow with Virtual Hardware






A Closer Look at Virtual PIL and Virtual HIL

PIL – SW Data Flow




HIL – HW Data Flow



Summary

- Developing Advanced Sensor-less Motor Control Algorithm
 - Code generation for TC4x HW
- MDB Design Flow & optimized implementation for TC4x
 - Deployment to One or Multiple TriCore
 - Optimized code deployment to PPU
- Synopsys VDK for AURIX™ TC4x
 - Capabilities beyond HW
- Testing on Virtual-HW-in-the-Loop setup
 - Hardware independent efficiency



```
PositionEstimator_atomic.c
43 /* Output and update for atomic system: '<S2>/RELU_Layer' */
44 static void RELU_Layer(const real32_T rtu_Bias[36], const real32_T rtu_Weight
45 [1296], const real32_T rtu_input[36], real32_T rty_Out[36])
46 {
47     __vccm real32_T* tmp = (__vccm real32_T*) __vccm_alloca(36 * sizeof(real32_T));
48     int32_T i;
49
50     /* Product: '<S3>/MatrixMultiply' */
51     MW_VEC_BIAS_SGEWM(102, 111, 111, 36, 1, 36, 1.0F, &rtu_Weight[0], 36,
52                     &rtu_input[0], 36, 0.0F, &rty_Out[0], 36);
53
54     /* Sum: '<S3>/Add' */
55     vdsp_add_f32(&rtu_Bias[0], &rty_Out[0], &tmp[0], 36u);
56     for (i = 0; i <= 16; i += 16) {
57         vfloat_t tmp_0;
58
```



SYNOPSYS®

Thank you